A code generator for the Verilog-AMS language https://sourceforge.net/projects/mot-adms/
Go to file
2024-01-05 20:12:20 +01:00
adms.spec update to 2.3.7 [release 2.3.7-1mamba;Thu Feb 04 2021] 2024-01-05 20:12:20 +01:00
README.md update to 2.3.7 [release 2.3.7-1mamba;Thu Feb 04 2021] 2024-01-05 20:12:20 +01:00

adms

ADMS is a code generator that converts electrical compact device models specified in high-level description language into ready-to-compile C code for the API of spice simulators. Based on transformations specified in XML language, ADMS transforms Verilog-AMS code into other target languages.