rpms/adms
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
A code generator for the Verilog-AMS language https://sourceforge.net/projects/mot-adms/
4 Commits 1 Branch 3 Tags 33 KiB
RPM Spec 100%
main
Go to file
Silvan Calarco 334ab686e1 rebuild [release 2.3.7-2mamba;Sun Aug 20 2023]
2024-01-05 20:12:21 +01:00
adms.spec rebuild [release 2.3.7-2mamba;Sun Aug 20 2023] 2024-01-05 20:12:21 +01:00
README.md update to 2.3.7 [release 2.3.7-1mamba;Thu Feb 04 2021] 2024-01-05 20:12:20 +01:00

README.md

adms

ADMS is a code generator that converts electrical compact device models specified in high-level description language into ready-to-compile C code for the API of spice simulators. Based on transformations specified in XML language, ADMS transforms Verilog-AMS code into other target languages.